View ADC0817CCN_3488886.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

adc0816/adc0817 8-bit p compatible a/d converters with 16-channel multiplexer general description the adc0816, adc0817 data acquisition component is a monolithic cmos device with an 8-bit analog-to-digital con- verter, 16-channel multiplexer and microprocessor compat- ible control logic. the 8-bit a/d converter uses successive approximation as the conversion technique. the converter features a high impedance chopper stabilized comparator, a 256r voltage divider with analog switch tree and a succes- sive approximation register. the 16-channel multiplexer can directly access any one of 16-single-ended analog signals, and provides the logic for additional channel expansion. signal conditioning of any analog input signal is eased by direct access to the multiplexer output, and to the input of the 8-bit a/d converter. the device eliminates the need for external zero and full-scale adjustments. easy interfacing to microprocessors is provided by the latched and decoded multiplexer address inputs and latched ttl tri-state ? outputs. the design of the adc0816, adc0817 has been optimized by incorporating the most desirable aspects of several a/d conversion techniques. the adc0816, adc0817 offers high speed, high accuracy, minimal temperature dependence, excellent long-term accuracy and repeatability, and con- sumes minimal power. these features make this device ideally suited to applications from process and machine control to consumer and automotive applications. for similar performance in an 8-channel, 28-pin, 8-bit a/d converter, see the adc0808, adc0809 data sheet. (see an-258 for more information.) features n easy interface to all microprocessors n operates ratiometrically or with 5 v dc or analog span adjusted voltage reference n 16-channel multiplexer with latched control logic n outputs meet ttl voltage level specifications n 0v to 5v analog input voltage range with single 5v supply n no zero or full-scale adjust required n standard hermetic or molded 40-pin dip package n temperature range ?40c to +85c or ?55c to +125c n latched tri-state output n direct access to acomparator ino and amultiplexer outo for signal conditioning n adc0816 equivalent to mm74c948 n adc0817 equivalent to mm74c948-1 key specifications n resolution 8 bits n total unadjusted error 1 2 lsb and 1 lsb n single supply 5 v dc n low power 15 mw n conversion time 100 s block diagram ds005277-1 july 1999 adc0816/adc0817 8-bit p compatible a/d converters with 16-channel multiplexer ? 2001 national semiconductor corporation ds005277 www.national.com
connection diagram ordering information temperature range ?40c to +85c error 1 2 bit unadjusted adc0816ccn adc0816ccj 1 bit unadjusted ADC0817CCN package outline n40a molded dip j40a hermetic dip dual-in-line package ds005277-6 order number adc0816ccn or ADC0817CCN see ns package number n40a adc0816/adc0817 www.national.com 2
absolute maximum ratings (notes 1, 2) if military/aerospace specified devices are required, please contact the national semiconductor sales office/ distributors for availability and specifications. supply voltage (v cc ) (note 3) 6.5v voltage at any pin ?0.3v to (v cc +0.3v) except control inputs voltage at control inputs ?0.3v to 15v (start, oe, clock, ale, expansion control, add a, add b, add c, add d) storage temperature range ?65c to + 150c package dissipation at t a = 25c 875 mw lead temp. (soldering, 10 seconds) dual-in-line package (plastic) 260c molded chip carrier package vapor phase (60 seconds) 215c infrared (15 seconds) 220c esd susceptibility (note 9) 400v operating conditions (notes 1, 2) temperature range (note 1) t min t a t max adc0816ccn, ADC0817CCN ?40c t a +85c range of v cc (note 1) 4.5 v dc to 6.0 v dc voltage at any pin 0v to v cc except control inputs voltage at control inputs 0v to 15v (start, oe, clock, ale, expansion control, add a, add b, add c, add d) electrical characteristics converter specifications: v cc =5 v dc =v ref(+) ,v ref(?) =gnd, v in =v comparator in, t min t max and f clk = 640 khz unless otherwise stated. symbol parameter conditions min typ max units adc0816 total unadjusted error 25c 1 2 lsb (note 5) t min to t max 3 4 lsb adc0817 total unadjusted error 0c to 70c 1 lsb (note 5) t min to t max 1 1 4 lsb input resistance from ref(+) to ref(?) 1.0 4.5 k w analog input voltage range (note 4) v(+) or v(?) gnd?0.10 v cc +0.10 v dc v ref(+) voltage, top of ladder measured at ref(+) v cc v cc +0.1 v voltage, center of ladder v cc /2?0.1 v cc /2 v cc /2+0.1 v v ref(?) voltage, bottom of ladder measured at ref(?) ?0.1 0 v comparator input current f c =640 khz, (note 6) ?2 0.5 2 a electrical characteristics digital levels and dc specifications: adc0816ccn, ADC0817CCN e 4.75v v cc 5.25v, ?40c t a +85c unless other- wise noted. symbol parameter conditions min typ max units analog multiplexer r on analog multiplexer on (any selected channel) resistance t a =25c, r l =10k 1.5 3 k w t a =85c 6 k w t a =125c 9 k w d r on d on resistance between any (any selected channel) 75 w 2 channels r l =10k i off+ off channel leakage current v cc =5v, v in =5v, t a =25c 10 200 na t min to t max 1.0 a i off(?) off channel leakage current v cc =5v, v in =0, t a =25c ?200 na t min to t max ?1.0 a adc0816/adc0817 www.national.com 3
electrical characteristics (continued) digital levels and dc specifications: adc0816ccn, ADC0817CCN e 4.75v v cc 5.25v, ?40c t a +85c unless other- wise noted. symbol parameter conditions min typ max units control inputs v in(1) logical a1o input voltage v cc ?1.5 v v in(0) logical a0o input voltage 1.5 v i in(1) logical a1o input current v in =15v 1.0 a (the control inputs) i in(0) logical a0o input current v in =0 ?1.0 a (the control inputs) i cc supply current f clk =640 khz 0.3 3.0 ma data outputs and eoc (interrupt) v out(1) logical a1o output voltage i o =?360 a, t a =85c v cc ?0.4 v i o =?300 a, t a =125c v out(0) logical a0o output voltage i o =1.6 ma 0.45 v v out(0) logical a0o output voltage eoc i o =1.2 ma 0.45 v i out tri-state output current v o =v cc 3.0 a v o =0 ?3.0 a electrical characteristics timing specifications: v cc =v ref(+) =5v, v ref(?) =gnd, t r =t f =20 ns and t a =25c unless otherwise noted. symbol parameter conditions min typ max units t ws minimum start pulse width ( figure 5 ) (note 7) 100 200 ns t wale minimum ale pulse width ( figure 5 ) 100 200 ns t s minimum address set-up time ( figure 5 )2550ns t h minimum address hold time ( figure 5 )2550ns t d analog mux delay time r s =o w ( figure 5 ) 1 2.5 s from ale t h1 ,t h0 oe control to q logic state c l =50 pf, r l =10k ( figure 8 ) 125 250 ns t 1h, t 0h oe control to hi-z c l =10 pf, r l =10k ( figure 8 ) 125 250 ns t c conversion time f c =640 khz, ( figure 5 ) (note 8) 90 100 116 s f c clock frequency 10 640 1280 khz t eoc eoc delay time ( figure 5 ) 0 8+2s clock periods c in input capacitance at control inputs 10 15 pf c out tri-state output at tri-state outputs (note 8) 10 15 pf capacitance note 1: absolute maximum ratings indicate limits beyond which damage to the device may occur. dc and ac electrical specifications do not apply when operating the device beyond its specified operating conditions. note 2: all voltages are measured with respect to gnd, unless otherwise specified. note 3: a zener diode exists, internally, from v cc to gnd and has a typical breakdown voltage of 7 v dc . note 4: two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the v cc supply. the spec allows 100 mv forward bias of either diode. this means that as long as the analog v in does not exceed the supply voltage by more than 100 mv, the output code will be correct. to achieve an absolute 0 v dc to5v dc input voltage range will therefore require a minimum supply voltage of 4.900 v dc over temperature variations, initial tolerance and loading. note 5: total unadjusted error includes offset, full-scale, and linearity errors. see figure 3 . none of these a/ds requires a zero or full-scale adjust. however, if an all zero code is desired for an analog input other than 0.0v, or if a narrow full-scale span exists (for example: 0.5v to 4.5v full-scale) the reference v oltages can be adjusted to achieve this. see figure 13 . note 6: comparator input current is a bias current into or out of the chopper stabilized comparator. the bias current varies directly with clock frequency and has little temperature dependence ( figure 6 ). see paragraph 4.0. note 7: if start pulse is asynchronous with converter clock or if f c > 640 khz, the minimum start pulse width is 8 clock periods plus 2 s. for synchronous operation at f c 640 khz take start high within 100 ns of clock going low. note 8: the outputs of the data register are updated one clock cycle before the rising edge of eoc. note 9: human body model, 100 pf discharged through a 1.5 k w resistor. adc0816/adc0817 www.national.com 4
functional description multiplexer: the device contains a 16-channel single-ended analog signal multiplexer. a particular input channel is se- lected by using the address decoder. table 1 shows the input states for the address line and the expansion control line to select any channel. the address is latched into the decoder on the low-to-high transition of the address latch enable signal. table 1. selected address line expansion analog channel dcba control in0 llll h in1 l l l h h in2 l l h l h in3 l l h h h in4 l h l l h in5 lhlh h in6 lhhl h in7 l h h h h in8 h l l l h in9 hllh h in10 hlhl h in11 h l h h h in12 h h l l h in13 h h l h h in14 h h h l h in15 hhhh h all channels off xxxx l x=don't care additional single-ended analog signals can be multiplexed to the a/d converter by disabling all the multiplexer inputs using the expansion control. the additional external signals are connected to the comparator input and the device ground. additional signal conditioning (i.e., prescaling, sample and hold, instrumentation amplification, etc.) may also be added between the analog input signal and the comparator input. converter characteristics the converter the heart of this single chip data acquisition system is its 8-bit analog-to-digital converter. the converter is designed to give fast, accurate, and repeatable conversions over a wide range of temperatures. the converter is partitioned into 3 major sections: the 256r ladder network, the successive approximation register, and the comparator. the converter's digital outputs are positive true. the 256r ladder network approach figure 1 was chosen over the conventional r/2r ladder because of its inherent monotonicity, which guarantees no missing digital codes. monotonicity is particularly important in closed loop feedback control systems. a non-monotonic relationship can cause oscillations that will be catastrophic for the system. addition- ally, the 256r network does not cause load variations on the reference voltage. the bottom resistor and the top resistor of the ladder net- work in figure 1 are not the same value as the remainder of the network. the difference in these resistors causes the output characteristic to be symmetrical with the zero and full-scale points of the transfer curve. the first output transi- tion occurs when the analog signal has reached + 1 2 lsb and succeeding output transitions occur every 1 lsb later up to full-scale. ds005277-2 figure 1. resistor ladder and switch tree adc0816/adc0817 www.national.com 5
functional description (continued) timing diagram ds005277-3 figure 2. 3-bit a/d transfer curve ds005277-4 figure 3. 3-bit a/d absolute accuracy curve ds005277-5 figure 4. typical error curve ds005277-7 figure 5. adc0816/adc0817 www.national.com 6
timing diagram (continued) the successive approximation register (sar) performs 8 iterations to approximate the input voltage. for any sar type converter, n-iterations are required for an n-bit con- verter. figure 2 shows a typical example of a 3-bit converter. in the adc0816, adc0817, the approximation technique is extended to 8 bits using the 256r network. the a/d converter's successive approximation register (sar) is reset on the positive edge of the start conversion (sc) pulse. the conversion is begun on the falling edge of the start conversion pulse. a conversion in process will be interrupted by receipt of a new start conversion pulse. con- tinuous conversion may be accomplished by tying the end-of-conversion (eoc) output to the sc input. if used in this mode, an external start conversion pulse should be applied after power up. end-of-conversion will go low be- tween 0 and 8 clock pulses after the rising edge of start conversion. the most important section of the a/d converter is the comparator. it is this section which is responsible for the ulimate accuracy of the entire converter. it is also the com- parator drift which has the greatest influence on the repeat- ability of the device. a chopper-stabilized comparator pro- vides the most effective method of satisfying all the converter requirements. the chopper-stabilized comparator converts the dc input signal into an ac signal. this signal is then fed through a high gain ac amplifier and has the dc level restored. this technique limits the drift component of the amplifier since the drift is a dc component which is not passed by the ac amplifier. this makes the entire a/d converter extremely insensitive to temperature, long term drift and input offset errors. figure 4 shows a typical error curve for the adc0816 as measured using the procedures outlined in an-179. adc0816/adc0817 www.national.com 7
typical performance characteristics tri-state test circuits and timing diagrams applications information operation 1.0 ratiometric conversion the adc0816, adc0817 is designed as a complete data acquisition system (das) for ratiometric conversion sys- tems. in ratiometric systems, the physical variable being measured is expressed as a percentage of full-scale which is not necessarily related to an absolute standard. the voltage input to the adc0816 is expressed by the equation (1) v in = input voltage into the adc0816 v fs = full-scale voltage v z = zero voltage d x = data point being measured d max = maximum data limit d min = minimum data limit ds005277-18 figure 6. comparator i in vs v in (v cc =v ref =5v) ds005277-19 figure 7. multiplexer r on vs v in (v cc =v ref =5v) ds005277-9 ds005277-10 figure 8. adc0816/adc0817 www.national.com 8
applications information (continued) a good example of a ratiometric transducer is a potentiom- eter used as a position sensor. the position of the wiper is directly proportional to the output voltage which is a ratio of the full-scale voltage across it. since the data is represented as a proportion of full-scale, reference requirements are greatly reduced, eliminating a large source of error and cost for many applications. a major advantage of the adc0816, adc0817 is that the input voltage range is equal to the supply range so the transducers can be connected directly across the supply and their outputs connected directly into the multiplexer inputs, ( figure 9 ). ratiometric transducers such as potentiometers, strain gauges, thermistor bridges, pressure transducers, etc., are suitable for measuring proportional relationships; however, many types of measurements must be referred to an abso- lute standard such as voltage or current. this means a system reference must be used which relates the full-scale voltage to the standard volt. for example, if v cc =v ref = 5.12v, then the full-scale range is divided into 256 standard steps. the smallest standard step is 1 lsb which is then 20 mv. 2.0 resistor ladder limitations the voltages from the resistor ladder are compared to the selected input 8 times in a conversion. these voltages are coupled to the comparator via an analog switch tree which is referenced to the supply. the voltages at the top, center and bottom of the ladder must be controlled to maintain proper operation. the top of the ladder, ref(+), should not be more positive than the supply, and the bottom of the ladder, ref(?), should not be more negative than ground. the center of the ladder voltage must also be near the center of the supply because the analog switch tree changes from n-channel switches to p-channel switches. these limitations are automaticaly sat- isfied in ratiometric systems and can be easily met in ground referenced systems. figure 10 shows a ground referenced system with a sepa- rate supply and reference. in this system, the supply must be trimmed to match the reference voltage. for instance, if a 5.12v reference is used, the supply should be adjusted to the same voltage within 0.1v. the adc0816 needs less than a milliamp of supply current so developing the supply from the reference is readily ac- complished. in figure 11 a ground references system is shown which generates the supply from the reference. the buffer shown can be an op amp of sufficient drive to supply the millliamp of supply current and the desired bus drive, or if a capacitive bus is driven by the outputs a large capacitor will supply the transient supply current as seen in figure 12 . the lm301 is overcompensated to insure stability when loaded by the 10 f output capacitor. the top and bottom ladder voltages cannot exceed v cc and ground, respectively, but they can be symmetrically less than v cc and greater than ground. the center of the ladder voltage should always be near the center of the supply. the sensitivity of the converter can be increased, (i.e., size of the lsb steps decreased) by using a symmetrical reference system. in figure 13 , a 2.5v reference is symmetrically centered about v cc /2 since the same current flows in iden- tical resistors. this system with a 2.5v reference allows the lsb to be half the size of the lsb in a 5v reference system. ds005277-11 figure 9. ratiometric conversion system adc0816/adc0817 www.national.com 9
applications information (continued) ds005277-12 figure 10. ground referenced conversion system using trimmed supply ds005277-13 figure 11. ground referenced conversion system with reference generating v cc supply ds005277-14 figure 12. typical reference and supply circuit adc0816/adc0817 www.national.com 10
applications information (continued) 3.0 converter equations the transition between adjacent codes n an dn+1is given by: (2) the center of an output code n is given by: (3) the output code n for an arbitrary input are the integers within the range: (4) where: v in = voltage at comparator input v ref = voltage at ref(+) v ref = voltage at ref(?) v tue = total unadjusted error voltage (typically v ref (+) 512) 4.0 analog comparator inputs the dynamic comparator input current is caused by the periodic switching of on-chip stray capacitances these are connected alternately to the output of the resistor ladder/ switch tree network and to the comparator input as part of the operation of the chopper stabilized comparator. the average value of the comparator input current varies directly with clock frequency and with v in as shown in figure 6 . if no filter capacitors are used at the analog or comparator inputs and the signal source impedances are low, the com- parator input current should not introduce converter errors, as the transient created by the capacitance discharge will die out before the comparator output is strobed. if input filter capacitors are desired for noise reduction and signal conditioning they will tend to average out the dynamic comparator input current. it will then take on the character- istics of a dc bias current whose effect can be predicted conventionally. see an-258 for further discussion. ds005277-15 figure 13. symmetrically centered reference adc0816/adc0817 www.national.com 11
typical application microprocessor interface table processor read write interrupt (comment) 8080 memr memw intr (thru rst circuit) 8085 rd wr intr (thru rst circuit) z-80 rd wr int (thru rst circuit, mode 0) sc/mp nrds nwds sa (thru sense a) 6800 vma f 2 r/w vma q 2 r/w irqa or irqb (thru pia) ds005277-16 *address latches needed for 8085 and sc/mp interfacing the adc0816, 17 to a microprocessor adc0816/adc0817 www.national.com 12
physical dimensions inches (millimeters) unless otherwise noted life support policy national's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president and general counsel of national semiconductor corporation. as used herein: 1. life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. a critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. national semiconductor corporation americas email: support@nsc.com national semiconductor europe fax: +49 (0) 180-530 85 86 email: europe.support@nsc.com deutsch tel: +49 (0) 69 9508 6208 english tel: +44 (0) 870 24 0 2171 fran?ais tel: +33 (0) 1 41 91 8790 national semiconductor asia pacific customer response group tel: 65-2544466 fax: 65-2504466 email: ap.support@nsc.com national semiconductor japan ltd. tel: 81-3-5639-7560 fax: 81-3-5639-7507 www.national.com molded dual-in-line package (n) ns package number n40a adc0816/adc0817 8-bit p compatible a/d converters with 16-channel multiplexer national does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and national reserves the righ t at any time without notice to change said circuitry and specifications.

▲Up To Search▲

Price & Availability of ADC0817CCN

	To Download ADC0817CCN Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .